Summary. This paper describes the present status of using lattice gauge and ghost field methods for the simulation of on-chip interconnects and integrated passive components at low and high frequencies. Test structures have been developed and characterized in order to confront the simulation techniques with experimental data. The solution method gives results that are in agreement with the measurements.
Introduction
With the further downscaling of deep-submicron CMOS devices a continuous increase in transistors switching rates is achieved. This allows for faster circuits and as a consequence, more powerful products become available to consumers. The downscaling not only has an impact on the speed of information processing as a results of fast switching times. Moreover, per unit chip area a much larger number of active devices is encountered. In other words: the transistor density has continuously increased over the years. This evolution was captured in the famous Moore's law [4] predicting that every 18 months the performance of integrated circuits will double. Derivations of Moore's law are that the cost per transistor will drop exponentially or that the clock frequency of the integrated circuits will grow exponentially. It should be emphasized that Moore's statement has been the driver behind the tremendous growth of the semiconductor industry, but it should also be stressed that Moore's law extrapolates an early observation, that at some instance will break down because physical laws will be violated or economical constraints will not release the required investments for the technology development and manufacturing. In the present work, we are primarily interested in the physical issues that will ultimately prevent us from sustaining in agreement with Moore's prediction. Actually, our approach is based on the very conventional attitude to keep in pace with the Moore's law. As a consequence, design methodologies that worked fine in the passed have to be upgraded to incorporate the new physical phenomena that come with cranking up the frequencies and densifying the active devices. Moreover, new interconnect technology is needed to guarantee that the gain in switching speed is not annihilated by interconnects that suffer from too much delay and loss. In order to achieve these goals a number of challenges need to be addressed.
Which difficulties are to be expected?
The amount of difficulties coming with further downscaling of the integrated circuit is huge. The interested reader can find a detailed account in the annual revised International Technology Roadmap for Semiconductors [1] . Just to mention a view : printing the small structures on Silicon, will require further research in lithography. Keeping the source and drain well separated and at the same time reducing the channel lengths of the transistors, will require increasing control over the activation and diffusion of the dopants. The engineering of the channel will require several modifications in order to suppress the short-channel effect (SCE). The latter corresponds to lowering of the threshold voltage and results into a less clearer distinction between the on and off state of the transistor.
Apart from all the difficulties ("challenges") that one encounters inside the active devices or in-Silicon, there are also many issues to be dealt with for the interconnects or the on-Silicon architecture. The transistor densification requires that the interconnects have less spacing and cross talk becomes a serious issue. Not only do interconnects act as receivers for signals in neighboring runners, the currents in the runners are also re-distributed due to the presence of signals in neighboring lines. This is the proximity effect. These effects all occur as high-frequency. Of course, the well-known skin effect also plays an important role on wide ( ∼ 1µm) interconnect at frequency of ∼ 20 GHz, which represents the wire bandwidth necessary to allow a correct propagation of 1-2 GHz clock signals. Signal delay is an effect of major importance and the technological way to reduce it, is by reducing the resistance of the interconnects and to reduce the capacitances of the runners. The resistance can be lowered by choosing different metallic materials (Al → Cu) and the
